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 Abstract— We propose a heterostructure device comprised of 
magnets and piezoelectrics that significantly improves the delay 
and the energy dissipation of an all-spin logic (ASL) device. This 
paper studies and models the physics of the device, illustrates its 
operation, and benchmarks its performance using SPICE 
simulations. We show that the proposed device maintains low-
voltage operation, non-reciprocity, non-volatility, cascadability, 
and thermal reliability of the original ASL device. Moreover, by 
utilizing the deterministic switching of a magnet from the saddle 
point of the energy profile, the device is more efficient in terms of 
energy and delay and is robust to thermal fluctuations. The 
results of simulations show that compared to ASL devices, the 
proposed device achieves 21× shorter delay and 27× lower energy 
dissipation per bit for a 32-bit arithmetic-logic unit (ALU).  
 
Index Terms—all-spin logic, interconnect, magnetostriction, 
piezoelectrics, magnets, spin-transfer torque, thermal noise, 32-
bit arithmetic-logic unit 
I. INTRODUCTION 
VER the past two decades, spintronic devices have been 
pursued to augment CMOS technology thanks to their 
potential advantages in terms of non-volatility, scalability, low 
voltage operation, and new and enhanced functionalities [1] – 
[3]. The proposed spin-based logic devices include the all spin 
logic (ASL) [4], the composite-input magnetoelectric-based 
logic technology (COMET) [5], the domain-wall magnetic 
logic (mLogic) [6], magnetoelectric spin-orbit (MESO) device 
[7], and the magneto-electric magnetic tunnel junction 
(MEMTJ) [8]. Thanks to its metallic nature and its potential 
back end of the line (BELO) compatibility, the ASL device 
has been widely studied for various applications such as 
CMOS/spintronic signal transduction [9], interconnection [10] 
- [13], image recognition [14], neural networks [15] - [16], and 
Boolean logic circuits [17]. However, to further improve the 
performance of the device, two limiting factors must be 
addressed. First, the ASL proposal is based on a non-local spin 
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valve (NLSV), in which a pure spin current applies a spin-
transfer torque (STT) on a free magnet and flips its 
orientation. Most of the spin current, however, is shunted to 
ground and wasted. Moreover, the experimental evidence for 
the operation of the NLSV is limited to only one report [18]. 
Second, the reliable 1800 switching of a magnet using STT is 
known to be quite slow (~ few nanoseconds) and requires 
large current densities [19]. Passing large currents through 
select transistors for such large time periods results in 
prohibitively large energy per binary-switching operation. As 
a result, even when supply clocking is used [17], a 32-bit 
arithmetic-logic unit (ALU) based on ASL is projected to 
dissipate more than four orders of magnitude more energy 
compared to its CMOS counterpart [20].  
Recent theoretical predictions of reliable magnetic reversal 
demonstrate that magnets initialized at their saddle point of 
energy profile require far less switching energy [21]. 
Moreover, the energy-efficient 900 rotation of magnets using 
magnetostriction is demonstrated [22]. Informed by the recent 
developments, this paper proposes a novel spintronic logic 
device [23] comprising of a piezoelectric-magnetic 
heterostructure that employs both the voltage-controlled, 
strain-mediated, magnetoelectric switching and the STT 
switching from the saddle point of energy. In contrast to ASL, 
the STT in the proposed logic is created by the conventional 
spin valve (CSV) structure for which there are many 
experimental demonstrations [24] – [25]. The proposed device 
uses a clocking scheme to ensure non-reciprocity by 
initializing the receiving magnet at the saddle point of the 
energy landscape. Moreover, the clocking scheme enables the 
device to be cascaded in a domino logic scheme; thus, the 
overall delay and the energy dissipation of a more complicated 
circuit like a 32-bit ALU further improves. In this paper, the 
impact of pulse skew and amplitude on the delay and the 
energy of the proposed device is studied as well. 
   The rest of the paper is organized as follows. Section II 
elaborates on the operation and the modeling of the proposed 
magnetostriction-assisted all-spin logic (MA-ASL) device and 
clocking circuitry. Section III benchmarks the energy 
dissipation and the delay of a 32-bit MA-ASL ALU against 
selected CMOS and the original ASL. Section IV analyzes the 
impact of thermal noise and pulse skew on the operation and 
the performance of the MA-ASL device. Section V provides 
the conclusion. 
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II. DEVICE OPERATION 
A single stage MA-ASL device is composed of a transmitter 
Magnet 1 and a receiver Magnet 2 connected via a metallic 
(Cu) channel forming a CSV structure, Fig. 1a. First, the 
receiver magnet is reoriented via magnetostrictive switching 
due to the voltage applied to the piezoelectric layer at the 
receiver side, VPIEZO, 2, from 𝑇0 to 𝑇1, as shown in Fig. 1b. The 
applied voltage generates an anisotropic strain that couples to 
Magnet 2 altering the magnetoelastic energy of the magnet; 
therefore, the easy axis rotates from the x to the y direction. 
As a result, Magnet 2 rotates to the y direction, Fig. 1c. By 
switching off 𝑉𝑃𝐼𝐸𝑍𝑂,2 at 𝑇1, the easy axis rotates back to the x 
direction; thus, the magnet will be placed at the meta-stable 
saddle point of its energy profile, and the magnet will be 
equally probable to fall into the +x or –x directions. To break 
the symmetry, an electrical current with a spin polarization 
opposite to the orientation of Magnet 1 is applied to Magnet 2 
from 𝑇1 to 𝑇2, forcing Magnet 2 to rotate to the -x direction, 
opposite to the orientation of Magnet 1, as shown in Fig. 1a, 
Fig. 1c.  Therefore, the proposed structure acts as an inverter. 
Providing a large pulse current at a very low voltage would 
require a large portion of the energy to be dissipated in the 
driver transistors. Hence, the driver circuit, shown in Fig. 1a, 
is proposed to more efficiently generate the required pulse 
current. To reduce the energy dissipation, the voltage drop on 
the transistor is limited to the 𝑉𝐷𝑆 voltage of a CMOS 
transistor. 
To model the operation of driver transistors, predictive 
technology models [26] are utilized, while SPICE models are 
developed to model the operation of spintronic parts following 
a similar approach taken in [27]. To account for the physics of 
the device, we need to self-consistently solve the equations 
governing the dynamics of the magnetization, spin transport in 
the metallic channel, and magnetostriction. The magnetization 
dynamics is explained by the stochastic LLG equation  
 𝑑?⃗⃗? 
𝑑𝑡
= −𝛾𝜇0[?⃗⃗? × ?⃗? 𝑒𝑓𝑓] + 𝛼 [?⃗⃗? ×
𝑑?⃗⃗? 
𝑑𝑡
] +
𝐼 𝑠,⊥
𝑞𝑁𝑠
, 
(1) 
in which ?⃗⃗? , 𝐼 𝑠,⊥, 𝑁𝑠, 𝜇0, 𝛼, 𝛾 represent the magnetic 
orientation, the perpendicular spin current, the number of 
spins in the magnet, the free space permeability, the Gilbert 
damping coefficient, and the gyromagnetic ratio [27] - [28]. 
The net magnetic field, ?⃗? 𝑒𝑓𝑓, is comprised of the uniaxial 
anisotropy field, ?⃗? 𝑈, the demagnetization field, ?⃗? 𝑑𝑒𝑚𝑎𝑔, and 
the thermal noise field, ?⃗? 𝑇ℎ𝑒𝑟𝑚𝑎𝑙 , which models the statistical 
thermal motion of the electrons [27]. For the MA-ASL device, 
the anisotropic field, ?⃗? 𝑈, is due to the variations in the 
magnetoelastic energy, 𝐸𝑀𝐸  [29], 
 𝐸𝑀𝐸 = −
3
2
𝜆𝑌 [(𝑚𝑥
2 −
1
3
) 𝜖𝑥𝑥 + (𝑚𝑦
2 −
1
3
)𝜖𝑦𝑦 + (𝑚𝑧
2 −
1
3
) 𝜖𝑧𝑧]. 
(2) 
In (2), 𝜆 and 𝑌 represent the magnetostrictive coefficient and 
the Young’s modulus, respectively, and 𝑚𝑥, 𝑚𝑦, and 𝑚𝑧 are 
the magnetic orientation along the x, the y, and the z 
directions, respectively. In (2), 𝜖𝑥𝑥, 𝜖𝑦𝑦, and 𝜖𝑧𝑧 are 
components of the strain matrix; hence, the anisotropic field is 
derived as 
 
?⃗? 𝑈 = −
1
𝜇0𝑀𝑆
𝜕𝐸
𝜕?⃗⃗? 
=
2𝐾
𝜇0𝑀𝑆
𝑚𝑌?⃗? , 
(3) 
where 𝜇0 and 𝑀𝑠 represent the permeability of free space and 
saturation magnetization. In (3), the energy density, 𝐾, due to 
 
Fig. 1: (a) Schematics of the proposed device and driver circuit. (b) By 
applying the pulse, VPIEZO, 2, at T0, Magnet 2 reorients from a stable state 
the +x direction to the meta-stable state, the y direction. Then, VPIEZO, 2 is 
turned off, and the current provided by the driver circuit, IPW, is turned 
on. The current becomes spin polarized when passing through Magnet 1, 
oriented in the +x direction, and applies a torque to Magnet 2, which 
reorients from the y direction to the –x direction, the other stable state. (c) 
First, the orientation of Magnet 2, rotates by 900 from ?⃗⃗? 𝑖 to ?⃗⃗? 𝑚 using 
magnetostrictive switching; then, it reorients by 900 from ?⃗⃗? 𝑚 to ?⃗⃗? 𝑓using 
the spin-transfer torque. 
 
Fig. 2: Generated strain is simulated using a Comsol model developed 
from the piezoelectric parameters of PMN-PT [30]. Results shown for (a) 
the device and (b) the cross-section of the magnet demonstrate that the 
net strain of 1200 ppm will be transferred to the magnet.  
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the magnetostriction, is proportional to the net anisotropic 
strain [23], 
 
𝐾 =
3
2
λ(𝐶11 − 𝐶12)(ϵyy − ϵxx), 
(4) 
where 𝐶11 and 𝐶22 are elastic stiffness constants [23], 
 
ϵxx = ϵ0 + d31
VPIEZO
t
, 
(5) 
 
ϵyy = ϵ0 + d32
VPIEZO
t
, 
(6) 
in which 𝑑31 and 𝑑32 are piezoelectric constants. The 
transferred anisotropic strain to the magnet is investigated 
using COMSOL based on PMN-PT material parameters 
(Table 1) [30]. As Fig. 2 shows, a large net anisotropic strain 
(ϵyy − ϵxx) of 1200 ppm is transferred to the magnet, when 
𝑉𝑃𝐼𝐸𝑍𝑂,2 is 100 mV. The generated strain is large enough to 
reorient magnets by 900. 
Spin transport in the metallic channel, connecting the input 
magnet to the output magnet, is accounted using the drift-
diffusion equation for the overall spin density, 
 𝜕𝑠
𝜕𝑡
= 𝐷
𝜕2𝑠
𝜕𝑥2
− 𝜇𝐸
𝜕𝑠
𝜕𝑥
−
𝑠
𝜏𝑠
, 
(7) 
in which 𝑠, 𝐷, 𝜇, 𝐸, and 𝜏𝑠 are the spin density, the diffusion 
coefficient, the electron mobility, the electric field intensity, 
and the spin relaxation time, respectively [27]. The equation is 
modeled using the circuit elements, presented in [27] for a 
metallic channel, calibrated with experimental results [34]. 
The impact of variations of spin relaxation mechanism, due to 
size effects and geometrical dimensions, on the delay and the 
energy dissipation of a metallic channel is studied in [12]. 
Spin transport equation for the metallic channel, 
magnetostriction, and stochastic LLG equations are solved 
self-consistently using SPICE simulations. The simulation 
parameters are shown in Table 1. Moreover, simulations are 
done for a 3-stage cascaded inverter chain of magnets as 
 
illustrated in Fig. 3a. First, Magnet 2 and Magnet 3 are 
initialized in the y direction by applying piezoelectric voltage 
pulses, Fig. 3b. Then, voltage pulses are turned off 
sequentially, and current pulses are applied to perform the 
second 900 switching. As shown in Fig. 3c, by initializing the 
magnets simultaneously, the first 900 of magnetization 
switching, which takes ~1 ns, is more than 10 times larger 
than the second 900 switching, but is shared between the two 
magnets; thus, the overall delay is improved. The benefit of 
this approach obviously grows as the logic depth (the number 
of cascaded gates) increases.  
III. 32-BIT MA-ASL ALU 
At the heart of an arithmetic logic unit (ALU) is the 
arithmetic operations (AO) block, which performs operations 
such as addition, subtraction, NAND, and NOR. For a 32-bit 
ALU, operations are done on two 32-bit input numbers A and 
B. In contrast to NAND and NOR operations, addition and 
subtraction operations cannot be done in parallel. As Fig. 4 
illustrates, the addition of A and B is done by a 32-bit ripple 
carry adder in which the result is S. The addition operation 
requires propagating the carry signal, Ci bits, in the critical 
path from one bit to the next bit. Therefore, the propagation 
delay of carry bits across the 32-bit adder dominates the delay 
Table 1 
Simulation Parameters 
Piezoelectric (PMN-PT) [30] 
Piezoelectric Constant 
Piezoelectric Constant 
Piezoelectric Height 
𝑑31 
𝑑32 
t 
813 pC/N  
-2116 pC/N 
40 nm 
Magnets (Terfenol-D) [31] - [33] 
Magnet Length 
Magnet Width 
Magnet Height 
Saturation Magnetization 
Magnet Barrier 
Damping Factor 
Spin Polarization 
Resistivity 
Magnetostrictive Coefficient 
Young’s Modulus 
𝐿𝑋 
𝐿𝑌 
𝐿𝑍 
𝑀𝑆 
𝛥/𝐾𝐵𝑇 
𝛼 
P 
𝜌 
𝜆 
𝑌 
60 nm  
30 nm 
3 nm 
1.0 T  
40 
0.1 
0.8 
60 × 10−8Ω.m 
1200 ppm 
90 GPa 
Channels (Cu) [8], [34] 
Channel Length 
Channel Width  
Aspect Ratio 
Conductivity 
Grain Boundary Reflection Probability 
Specularity Parameter 
Spin Relaxation Time 
Electron Mobility 
𝐿𝐼𝑛𝑡 
𝑊𝐼𝑛𝑡 
AR 
𝜎 
R 
P 
𝜏𝑆 
μ  
132 nm  
44 nm 
1 
27.4 1/μΩm2 
0.2 
0.0 
8.92 ps 
0.002 m2/Vs 
 
 
Fig. 3: (a) Three magnets cascaded in a domino logic scheme. (b) 
Piezoelectric pulses are applied simultaneously at 𝑇0 and released 
sequentially at 𝑇1 and 𝑇2 to perform the first 90
0 of the switching. The 
current pulses, provided by the clocking circuit, are applied at 𝑇1 and 𝑇2 
to perform the second 900 of the switching via STT. (c) The overall delay 
of the inverter chain significantly reduces by simultaneously performing 
the first 900 of the switching for all magnets of a chain. 
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of an ALU. For a 32-bit MA-ASL ripple-carry adder, the 
critical path is comprised of 32 full adders each consisting of 
two magnets in the path. In a cascade scheme like Fig. 3, all 
64 magnets are initialized simultaneously; thus, the overall 
delay is 
 𝜏32−𝐵𝑖𝑡−𝐴𝑑𝑑𝑒𝑟 = 𝜏𝑀𝐸 + 64𝜏𝑆𝑇𝑇 , (8) 
where 𝜏32−𝐵𝑖𝑡−𝐴𝑑𝑑𝑒𝑟 , 𝜏𝑀𝐸 , and 𝜏𝑆𝑇𝑇 are the delay of the 32-bit 
adder, the initializing time of 1 ns due to magnetostrictive 
switching, and the delay of switching from the saddle point 
due to STT, about 35 ps for an error rate below 10−3,  
respectively. Thus, the overall delay of the 32-bit adder will be 
3.3 ns. By accounting for the 32-bit adder, repeaters at each 
300 nm, NAND and NOR gates, and other gates of a 32-bit 
MA-ASL ALU, the delay and the energy dissipation will be 
11.8 ns and 5.2 pJ, respectively. Compared to the delay and 
the energy dissipation of a 32-bit ASL ALU, those of MA-
ASL show 21x and 27x improvement, respectively, Fig. 5. 
However, the delay and the energy of the device compared to 
those of TFETs and CMOS devices are still larger. Although 
spintronic devices cannot compete against CMOS devices in 
Boolean applications, such as 32-bit adders and ALUs, these 
devices may compete against CMOS in non-Boolean 
applications because of efficient implementation of majority 
gates in spin-based devices. Furthermore, by accounting for 
the significant improvement of the energy and the delay of the 
MA-ASL compared to those of ASL, the device may become 
competitive against CMOS for non-Boolean applications. 
Even in the case of Boolean computations, by taking 
advantage of pipelining in the design of complicated systems 
such as 32-bit ALUs, slow and low-energy devices may 
become more competitive. In a pipelining scheme, the output 
magnet of FAi+1 will be initialized right after the Ci bit is 
generated by FAi. Thus, FAi can immediately operate on the 
next bit in line without waiting for the previous bit to 
propagate to the last magnet in the line, which represents C32. 
 
In this scheme, the delay to generate the last bit, C32, is 
32𝜏𝑀𝐸 + 64𝜏𝑆𝑇𝑇, larger than the delay of the domino MA-
ASL adder, explained above. However, a new result is 
generated each 𝜏𝑀𝐸 + 2𝜏𝑆𝑇𝑇 instead of each 𝜏𝑀𝐸 + 64𝜏𝑆𝑇𝑇. 
Thus, the throughput of the 32-bit adder, the heart of an ALU 
block, further increases.  
IV. CLOCKED MA-ASL 
Operating the MA-ASL device either as a domino logic or 
as a pipeline, requires a clocking scheme that precisely 
accounts for the times required to perform the first half of the 
switching, done through magnetostrictive switching, and the 
second half of the switching, done through applying STT. The 
900 magnetic rotation time under STT is inversely 
proportional to the amplitude of the pulse current [28]; thus, 
by increasing the amplitude of the pulse current, delay 
decreases; hence, the width of the required pulse current 
decreases; thus, lower energy must be dissipated to reach to a 
certain error rate, Fig. 6. However, the amplitude of the pulse 
current is limited to the maximum current, not reaching to 
electromigration [35]. The energy dissipation is mainly 
associated with three parts: (1) the transistors of the driver 
circuit, illustrated in Fig. 1a, about 2 fJ, (2) ohmic energy 
dissipation inside the MA-ASL device during the STT 
switching, about 0.2 fJ, and (3) in the form of 𝐶𝑉2 to provide 
pulse voltages of the piezoelectric, in the range of a few aJs. 
We have accounted for these factors in calculating the total 
energy dissipation of the device. 
 The proper operation of the proposed domino logic and the 
pipelining schemes, depends on turning off the piezoelectric 
 
Fig. 4: 32-bit ripple carry adder consisted of 32 full adders (FAs). Carry 
bits propagate through the critical path, comprised of 64 magnets.    
 
Fig. 5: Energy dissipation and delay of various spintronic, CMOS, and 
TFET technologies for implementation of a 32-bit ALU. The delay and 
the energy dissipation of MA-ASL ALU compared to those of ASL ALU, 
show 21x and 27x improvement, respectively. [20]. 
 
Fig. 6: Increasing the amplitude of the pulse current, lowers the required 
pulse width to reach to the same error rate; thus, as pulse amplitude 
increases, lower energy is required to reach to the same error rate.  
However, the amplitude of the pulse current cannot exceed certain 
maximum limits due to electromigration [35]. 
 
Fig. 7: (a) Definition of pulse skew. (b) The required pulse width and 
delay to reach to an error rate of 10−3. Positive compared to negative 
pulse skew, has more impact on increasing delay; hence, the device can 
be designed with a small embedded negative pulse skew to offset any 
undesired positive pulse skew due to fabrication limitations and 
inaccuracies.   
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pulses and applying spin current pulses simultaneously at 𝑇1, 
Fig. 1b. However, due to factors including the inaccuracies 
and the limitations of the fabrication processes, the two clocks 
perform with a negative or a positive pulse skew defined as 
𝑇1
′ − 𝑇1 in Fig. 7a. At 𝑇1, Magnet 2 is placed at the meta-stable 
saddle point of the energy profile and equally probable to fall 
into the stable directions, +x or –x. In the absence of STT due 
to a positive pulse skew, the magnet starts to randomly switch 
to one of the stable directions; hence, when STT is applied at 
𝑇1
′, magnetization is deviated from the y axis, the meta-stable 
point of energy, by an angle 𝜃′𝑚; thus, the longer pulse width 
and switching time are expected (Fig. 7b). Increasing the 
positive pulse skew, increases the angle, 𝜃′𝑚; hence, delay 
further increases. Although a negative pulse skew may 
contribute to a non-zero 𝜃′𝑚, the deviations in the case of a 
negative pulse skew compared to that of a positive pulse skew 
will be smaller due to the presence of the magnetoelastic 
energy. Thus, designing an MA-ASL-based circuit with a 
small embedded negative pulse skew about 5-10 ps offsets 
probable undesired positive skews due to fabrication 
inconsistencies. 
 
V. CONCLUSION 
Studies have examined ASL devices for various Boolean 
and non-Boolean applications owning to their efficient 
implementation of majority gates, low voltage operation, and 
non-volatile memory. This paper proposes an ASL-based 
heterostructure of magnets and piezoelectrics that employs 
both magnetostriction and STT to perform magnetization 
reversal. The proposed device excels in domino logic and 
pipelining schemes using the driver circuit, proposed in the 
paper. The performance of the device is benchmarked against 
ASL, TFETs, and CMOS technologies. The paper illustrates 
that the energy and the delay performance of a 32-bit ALU 
designed by the MA-ASL device compared to those of the 
ASL device show 21x and 27x improvement, respectively. 
However, the device cannot compete against CMOS devices 
in implementing Boolean functions, but the device, augmented 
by the advances in piezoelectric and magnetic materials, may 
become competitive against CMOS in implementing non-
Boolean functions. 
REFERENCES 
[1] K. Galatsis, A. Khitun, R. Ostroumov, K. L. Wang, W. R. Dichtel, E. 
Plummer, J. F. Stoddart, J. I. Zink, J. Y. Lee, Y. Xie, and K. W. Kim, 
"Alternate State Variables for Emerging Nanoelectronic Devices," IEEE 
Transactions on Nanotechnology, vol. 8, no. 1, pp. 66-75, Jan. 2009. 
[2] G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, and 
R. S. Shenoy, "Overview of Candidate Device Technologies for Storage-Class 
Memory," IBM Journal of Research and Development, vol. 52, no. 4.5, pp. 
449-464, Jul. 2008. 
[3] A. Naeemi, A. Ceyhan, V. Kumar, C. Pan, R. Mousavi Iraei, and S. 
Rakheja, "BEOL Scaling Limits and Next Generation Technology Prospects," 
Proceedings of The 51st Annual Design Automation Conference on Design 
Automation Conference, San Francisco, pp. 1-6, Jun. 2014. 
[4] B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta, "Proposal for an All-
Spin Logic Device With Built-in Memory," Nature Nanotechnology, vol. 5, 
no. 4, pp. 266-270, Apr. 2010. 
[5] M. G. Mankalale, Z. Liang, Z. Zhao, C. H. Kim, J. P. Wang, and S. S. 
Sapatnekar, "CoMET: Composite-Input Magnetoelectric-Based Logic 
Technology," IEEE Journal on Exploratory Solid-State Computational 
Devices and Circuits, vol. 3, pp. 27-36, Dec. 2017. 
[6] D. Morris, D. Bromberg, J.-G. Zhu, and L. Pileggi, "mLogic: Ultra-Low 
Voltage Non-Volatile Logic Circuits Using STT-MTJ Devices," Proceedings 
of The 49th Annual Design Automation Conference, San Francisco, pp. 486-
491, Jun. 2012. 
[7] S. Manipatruni, D. E. Nikonov, R. Ramesh, H. Li, and I. A. Young, "Spin-
Orbit Logic with Magnetoelectric Nodes: A Scalable Charge Mediated 
Nonvolatile Spintronic Logic", available online: 
http://arxiv.org/abs/1512.05428, 2015. 
[8] N. Sharma, A. Marshall, and J. Bird, "VerilogA Based Compact Model of 
a Three-Terminal ME-MTJ Device," 2016 IEEE 16th International 
Conference on Nanotechnology (IEEE-NANO), Sendai, pp. 145-148, Aug. 
2016. 
[9] R. Mousavi Iraei, S. Manipatruni, D. E. Nikonov, I. Young, and A. 
Naeemi, "Electrical-Spin Transduction for CMOS-Spintronic Interface and 
Long-Range Interconnects," IEEE Journal on Exploratory Solid-State 
Computational Devices and Circuits, vol. 3, pp. 47-55, Dec. 2017. 
[10] S. C. Chang, R. Mousavi Iraei, S. Manipatruni, D. E. Nikonov, I. A. 
Young, and A. Naeemi, "Design and Analysis of Copper and Aluminum 
Interconnects for All-Spin Logic," IEEE Transactions on Electron Devices, 
vol. 61, no. 8, pp. 2905-2911, Aug. 2014. 
[11] S. C. Chang, S. Manipatruni, D. E. Nikonov, I. A. Young, and A. 
Naeemi, "Design and Analysis of Si Interconnects for All-Spin Logic," IEEE 
Transactions on Magnetics, vol. 50, no. 9, pp. 1-13, Sep. 2014.  
[12] R. Mousavi Iraei, P. Bonhomme, N. Kani, S. Manipatruni, D. E. 
Nikonov, I. Young, and A. Naeemi, "Impact of Dimensional Scaling and Size 
Effects on Beyond CMOS All-Spin Logic Interconnects," Interconnect 
Technology Conference/Advanced Metallization Conference (IITC), San Jose, 
pp. 353-356, May 2014. 
[13] L. Su, W. Zhao, Y. Zhang, D. Querlioz, Y. Zhang, J. Klein, P. Dollfus, 
and A. Bournel, "Proposal for a Graphene-Based All-Spin Logic Gate," 
Applied Physics Letters, vol. 106, no. 7, pp. 072407.1-072407.5, Feb. 2015. 
[14] H. Aghasi, R. Mousavi Iraei, A. Naeemi, and E. Afshari, "Smart Detector 
Cell: A Scalable All-Spin Circuit for Low Power Non-Boolean Pattern 
Recognition," IEEE Transactions on Nanotechnology, vol. 15, no. 3, pp. 356-
366, May 2016. 
[15] V. Diep, B. Sutton, B. Behin-Aein, and S. Datta, "Spin Switches for 
Compact Implementation of Neuron and Synapse," Applied Physics Letters, 
vol. 104, no. 22, pp. 222405.1-222405.5, Jun. 2014. 
[16] C. Pan and A. Naeemi, "A Proposal for Energy-Efficient Cellular Neural 
Network Based on Spintronic Devices," IEEE Transactions on 
Nanotechnology, vol. 15, no. 5, pp. 820-827, Sep. 2016. 
[17] V. Calayir, D. E. Nikonov, S. Manipatruni, and I. A. Young, "Static and 
Clocked Spintronic Circuit Design and Simulation With Performance 
Analysis Relative to CMOS," IEEE Transactions on Circuits and Systems I: 
Regular Papers, vol. 61, no. 2, pp. 393-406, Feb. 2014. 
[18] T. Yang, T. Kimura, and Y. Otani, "Giant Spin-Accumulation Signal and 
Pure Spin-Current-Induced Reversible Magnetization Switching," Nature 
Physics, vol. 4, no. 11, pp. 851-854, Oct. 2008. 
[19] W. S. Zhao, Y. Zhang, T. Devolder, J. O. Klein, D. Ravelosona, C. 
Chappert, and P. Mazoyer, "Failure and Reliability Analysis of STT-MRAM," 
Microelectronics Reliability, vol. 52, no. 9-10, pp. 1848-1852, Sep. 2012. 
[20] C. Pan and A. Naeemi, "Beyond-CMOS Device Benchmarking for 
Boolean and Non-Boolean Logic Applications," submitted to IEEE Journal 
on Exploratory Solid-State Computational Devices and Circuits, 2017. 
[21] N. Kani, J. T. Heron, and A. Naeemi, "Strain-Mediated Magnetization 
Reversal Through Spin-Transfer Torque," IEEE Transactions on Magnetics, 
May 2017. 
[22] T. Wu, A. Bur, K. Wong, J. L. Hockel, C.-J. Hsu, H. K. D. Kim, K. L. 
Wang, and G. P. Carman, "Electric-Poling-Induced Magnetic Anisotropy and 
Electric-Field-Induced Magnetization Reorientation in Magnetoelectric 
Ni/(011)[Pb (Mg1/3Nb2/3) O3](1-x)-[PbTiO3]x Heterostructure," Journal of 
applied physics, vol. 109, no. 7, pp. 07D732.1-07D732 .3, Apr. 2011. 
[23] R. Mousavi Iraei, S. Dutta, S. Manipatruni, D. E. Nikonov, I. Young, J. 
T. Heron, and A. Naeemi, "A Proposal for a Magnetostriction-Assisted All-
Spin Logic Device," 2017 75th Device Research Conference (DRC), South 
Bend, pp. 225-226, June 2017.   
[24] H. Li, Q. Zhan, Y. Liu, L. Liu, H. Yang, Z. Zuo, T. Shang, B. Wang, and 
R.-W. Li, "Stretchable Spin Valve With Stable Magnetic Field Sensitivity by 
Ribbon-Patterned Periodic Wrinkles," ACS Nano, vol. 10, no. 4, pp. 4403-
4409, Mar. 2016. 
[25] W. C. Wong, S. M. Ng, H. F. Wong, C. L. Mak, and C. W. Leung, "Spin-
Valve Junction With Transfer-Free MoS2 Spacer Prepared by Sputtering," 
IEEE Transactions on Magnetics, Jul. 2017. 
 6 
[26] (2014). Predictive Technology Model. [Online]. Available: 
http://ptm.asu.edu/ 
[27] P. Bonhomme, S. Manipatruni, R. Mousavi Iraei, S. Rakheja, S. Chang, 
D. E. Nikonov, I. Young, and A. Naeemi, "Circuit Simulation of 
Magnetization Dynamics and Spin Transport," IEEE Transactions on Electron 
Devices, vol. 61, no. 5, pp. 1553-1560, May 2014. 
[28] J. Z. Sun, "Spin-Current Interaction With a Monodomain Magnetic Body: 
A Model Study," Physical Review B, vol. 62, no. 1, pp. 570-578, 2000. 
[29] D. Sander, "The Correlation Between Mechanical Stress and Magnetic 
Anisotropy in Ultrathin Films," Reports on Progress in Physics, vol. 62, no. 5, 
pp. 809-858, 1999.  
[30] M. Shanthi, L. C. Lim, K. K. Rajan, and J. Jin, "Complete Sets of Elastic, 
Dielectric, and Piezoelectric Properties of Flux-Grown [011]-Poled 
𝑃𝑏(𝑀𝑔1/3𝑁𝑏2/3)𝑂3 − (28 − 32)% 𝑃𝑏𝑇𝑖𝑂3 Single Crystals," Applied 
Physics Letters, vol. 92, no. 14, pp. 142906.1-142906.3, Apr. 2008. 
[31] L. Sandlund, M. Fahlander, T. Cedell, A. E. Clark, J. B. Restorff, M. 
Wun‐Fogle, "Magnetostriction, Elastic Moduli, and Coupling Factors of 
Composite Terfenol‐D," Journal of Applied Physics, vol. 75, no. 10, pp. 5656-
5658, Aug. 1998. 
[32] M. S. Fashami, K. Roy, J. Atulasimha, and S. Bandyopadhyay, 
"Magnetization Dynamics, Bennett Clocking, and Associated Energy 
Dissipation in Multiferroic Logic," Nanotechnology, vol. 22, no. 15, pp. 
155201.1-155201.10, Mar. 2011. 
[33] Terfenol-D Physical Properties. [Online]. Available: 
http://tdvib.com/terfenol-d. 
[34] S. Rakheja, S. Chang, A. Naeemi, "Impact of Dimensional Scaling and 
Size Effects on Spin Transport in Copper and Aluminum Interconnects," IEEE 
Transaction on Electron Devices, vol. 60, no. 11, pp. 3913-3919, Nov. 2013. 
[35] L. Su, Y. Zhang, J. Klein, Y. Zhang, A. Bournel, A. Fert, and W. Zhao, 
"Current-Limiting Challenges for All-Spin Logic Devices," Scientific Reports, 
vol. 5, pp. 1-11, Oct. 2015. 
 
 
Rouhollah Mousavi Iraei (S’11) received a B.S. 
degree in electrical engineering from Sharif 
University, Tehran, Iran, in 2012 and an M.S. degree 
in electrical and computer engineering from the 
Georgia Institute of Technology in 2015. He is 
currently pursuing a Ph.D. degree in electrical and 
computer engineering with the Georgia Institute of 
Technology, Atlanta, GA, USA. 
 
 
Nickvash Kani received his B.S. degree in 
Computer Engineering from Boston University, 
Boston, MA, in 2010 and M.S. and Ph.D. degrees in 
Electrical and Computer Engineering from the 
Georgia Institute of Technology, Atlanta, GA in 
2013 and 2017, respectively. 
 
 
 
Sourav Dutta (S’13) received the B.E. degree in 
Electrical Engineering from Jadavpur University, 
Kolkata, India, in 2012. He is currently pursuing his 
Ph.D. degree in Electrical and Computer Engineering 
at Georgia Institute of Technology, Atlanta, GA, 
USA under Dr. Azad Naeemi. His primary area of 
researc is modeling and simulation of Spintronic 
devices and interconnects for Beyond-CMOS 
application with special focus on spin waves which is 
funded by and in collaboration with Intel. From May 
to July 2016, he was a visiting researcher at IMEC, Belgium where he was 
involved in modeling and simulation of nanoscale plasmonic logic gates, 
magneto-plasmonics and spin-plasmonics for boolean and non-boolean 
computation for Beyond-CMOS application. 
Dmitri E. Nikonov (M’99–SM’06) received an M.S. 
degree in aeromechanical engineering from the 
Moscow Institute of Physics and Technology, 
Moscow, Russia, in 1992, and a Ph.D. degree in 
physics from Texas A&M University, College 
Station, TX, USA, in 1996. He is currently a 
Principal Engineer with the Components Research 
Group, Hillsboro, OR, USA, where he is involved in 
simulation and benchmarking of beyond CMOS 
logic devices. 
 
 
Sasikanth Manipatruni (M’07) received a B.S. 
degree in electrical engineering from IIT Delhi, 
Delhi, India, and a Ph.D. degree in electrical and 
computer engineering from Cornell University, 
Ithaca, NY, USA. He is a Staff Scientist with the 
Exploratory Integrated Circuits Group, Components 
Research Intel, Hillsboro, OR, USA, where he is 
involved in beyond-CMOS devices and circuits. 
 
Ian A. Young (M’78–SM’96–F’99) received a B.S. 
degree in electrical engineering and an M.S.E. 
degree from the University of Melbourne, 
Melbourne, VIC, Australia, and a Ph.D. degree in 
electrical engineering and computer science from the 
University of California at Berkeley, Berkeley, CA, 
USA. He is a Senior Fellow with the Technology 
and Manufacturing Group, Intel Corporation, Santa 
Clara, CA, USA. 
 
John T. Heron studied Physics as an undergraduate 
at the University of California, Santa Barbara. As a 
graduate student, he was awarded the NDSEG 
graduate fellowship and worked in the thin film 
complex oxide group of Professor Ramamoorthy 
Ramesh at the University of California, Berkeley. In 
2013 John was awarded Ross N. Tucker Memorial 
Award. After earning his masters (2011) and doctoral 
(2013) degrees from the University of California 
Berkeley he began postdoctoral research at Cornell 
University under the co-mentorship of Professors 
Darrell Schlom and Dan Ralph. John joined the Department of Materials 
Science and Engineering as an Assistant Professor in Winter 2016. 
Azad Naeemi (S’99–M’04–SM’04) received a B.S. 
degree in electrical engineering from Sharif 
University, Tehran, Iran, in 1994, and M.S. and 
Ph.D. degrees in electrical and computer engineering 
from the Georgia Institute of Technology (Georgia 
Tech), Atlanta, GA, USA, in 2001 and 2003, 
respectively. He is currently an Associate Professor 
with the School of Electrical and Computer 
Engineering at Georgia Tech. 
